ID: 6270
Intel Core i3-2310m SR04R Dual core s988 sandy bridge 2nd ge
€14,00
Geen aanbiedingen geplaatst
Omschrijving
Gebruikte intel mobile i3-2310M processor
30 dagen garantie
Sandy Bridge core
Onboard Intel HD 3000 graphics
Part number : SR04R
Frequentie : 2.1 GHz
Bus snelheid : 5 GT/s
Klok multiplier : 21
Socket G2 (rPGA988B)
Aantal cores : 2
L2 cache : 0.5 MB
L3 cache : 3 MB
32 nm
35 Watt
AVX
EM64T technology
Enhanced SpeedStep technology
Execute disable bit
Hyper-Threading technology
Virtualization technology (VT-x)
General information
Type CPU / Microprocessor
Family Intel Core i3 Mobile
Processor number ? i3-2310M
Part number FF8062700999405
Frequency (GHz) ? 2.1
Clock multiplier ? 21
Package type 988-pin micro-FCPGA
Socket type Socket G2 (rPGA988B)
Architecture / Microarchitecture / Other
CPUID 0206A7h
Core stepping J1
Processor core Sandy Bridge
Manufacturing technology (micron) 0.032
Number of cores 2
L2 cache size (KB) ? 512
L3 cache size (MB) 3
Features AVX
EM64T technology ?
Enhanced SpeedStep technology ?
Execute disable bit ?
Hyper-Threading technology
MMX
SSE
SSE2
SSE3
SSE4
SSSE3
Virtualization technology (VT-x)
Case temperature (°C) ? 85
Thermal Design Power (Watt) ? 35
Notes on sSpec SR04R
The part supports DDR3-1066 and DDR3-1333 memory.
Direct Memory Interface speed is 5 GT/s.
Frequency of integrated graphics controller in turbo mode is 1100 MHz.
Integrated graphics controller runs at 650 MHz.
Related S-Spec numbers
In addition to the SR04R S-Spec, this processor was also manufactured with one pre-production S-Spec number:
Stepping S-Spec FF8062700999405
J1 Q1SP +
SR04R +
NOTE: Engineering and qualifications samples are marked with this color
SR04R CPUID information
View / search public CPUID submissions
Intel Core i3 Mobile i3-2310M SR04R
Part number: FF8062700999405
Measured Frequency: 2100 MHz
Comment:
Submitted by: CPU-World
General information
Vendor: GenuineIntel
Processor name (BIOS): Intel(R) Core(TM) i3-2310M CPU @ 2.10GHz
Cores: 2
Logical processors: 4
Processor type: Original OEM Processor
CPUID signature: 206A7
Family: 6 (06h)
Model: 42 (02Ah)
Stepping: 7 (07h)
TLB/Cache details: 64-byte Prefetching
Data TLB0: 2-MB or 4-MB pages, 4-way set associative, 32 entries
Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
L2 TLB: 1-MB, 4-way set associative, 64-byte line size
Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries
Cache details
Cache: L1 data L1 instruction L2 L3
Size: 2 x 32 KB 2 x 32 KB 2 x 256 KB 3 MB
Associativity: 8-way set
associative 8-way set
associative 8-way set
associative 12-way set
associative
Line size: 64 bytes 64 bytes 64 bytes 64 bytes
Comments: Direct-mapped Direct-mapped Non-inclusive
Direct-mapped Inclusive
Shared between all cores
Supported instructions
Instruction set extensions Additional instructions
MMX CLFLUSH
SSE CMOV
SSE2 CMPXCHG16B
SSE3 CMPXCHG8B
SSSE3 FXSAVE/FXRSTORE
SSE4.1 MONITOR/MWAIT
SSE4.2 PCLMULDQ
AVX POPCNT
RDTSCP
SYSENTER/SYSEXIT
XSAVE/XRESTORE states
Integrated features and technologies
Major features Other features
On-chip Floating Point Unit 36-bit page-size extensions
64-bit / Intel 64 64-bit debug store
NX bit/XD-bit Advanced programmable interrupt controller
Hyper-Threading Technology CPL qualified debug store
Intel Virtualization Clock modulation duty cycle extension
Enhanced SpeedStep Debug store
Debugging extensions
Digital Thermal Sensor capability
Extended xAPIC support
LAHF/SAHF support in 64-bit mode
Machine check architecture
Machine check exception
Memory-type range registers
Model-specific registers
Package thermal management
Page attribute table
Page global extension
Page-size extensions (4MB pages)
Pending break enable
Perfmon and Debug capability
Physical address extensions
Power Limit Notification capability
Process context identifiers
Self-snoop
TSC rate is ensured to be invariant across all states
Thermal monitor
Thermal monitor 2
Thermal monitor and software controlled clock facilities
Time stamp counter
Timestamp counter deadline
Virtual 8086-mode enhancements
xTPR Update Control
30 dagen garantie
Sandy Bridge core
Onboard Intel HD 3000 graphics
Part number : SR04R
Frequentie : 2.1 GHz
Bus snelheid : 5 GT/s
Klok multiplier : 21
Socket G2 (rPGA988B)
Aantal cores : 2
L2 cache : 0.5 MB
L3 cache : 3 MB
32 nm
35 Watt
AVX
EM64T technology
Enhanced SpeedStep technology
Execute disable bit
Hyper-Threading technology
Virtualization technology (VT-x)
General information
Type CPU / Microprocessor
Family Intel Core i3 Mobile
Processor number ? i3-2310M
Part number FF8062700999405
Frequency (GHz) ? 2.1
Clock multiplier ? 21
Package type 988-pin micro-FCPGA
Socket type Socket G2 (rPGA988B)
Architecture / Microarchitecture / Other
CPUID 0206A7h
Core stepping J1
Processor core Sandy Bridge
Manufacturing technology (micron) 0.032
Number of cores 2
L2 cache size (KB) ? 512
L3 cache size (MB) 3
Features AVX
EM64T technology ?
Enhanced SpeedStep technology ?
Execute disable bit ?
Hyper-Threading technology
MMX
SSE
SSE2
SSE3
SSE4
SSSE3
Virtualization technology (VT-x)
Case temperature (°C) ? 85
Thermal Design Power (Watt) ? 35
Notes on sSpec SR04R
The part supports DDR3-1066 and DDR3-1333 memory.
Direct Memory Interface speed is 5 GT/s.
Frequency of integrated graphics controller in turbo mode is 1100 MHz.
Integrated graphics controller runs at 650 MHz.
Related S-Spec numbers
In addition to the SR04R S-Spec, this processor was also manufactured with one pre-production S-Spec number:
Stepping S-Spec FF8062700999405
J1 Q1SP +
SR04R +
NOTE: Engineering and qualifications samples are marked with this color
SR04R CPUID information
View / search public CPUID submissions
Intel Core i3 Mobile i3-2310M SR04R
Part number: FF8062700999405
Measured Frequency: 2100 MHz
Comment:
Submitted by: CPU-World
General information
Vendor: GenuineIntel
Processor name (BIOS): Intel(R) Core(TM) i3-2310M CPU @ 2.10GHz
Cores: 2
Logical processors: 4
Processor type: Original OEM Processor
CPUID signature: 206A7
Family: 6 (06h)
Model: 42 (02Ah)
Stepping: 7 (07h)
TLB/Cache details: 64-byte Prefetching
Data TLB0: 2-MB or 4-MB pages, 4-way set associative, 32 entries
Data TLB: 4-KB Pages, 4-way set associative, 64 entries
Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
L2 TLB: 1-MB, 4-way set associative, 64-byte line size
Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries
Cache details
Cache: L1 data L1 instruction L2 L3
Size: 2 x 32 KB 2 x 32 KB 2 x 256 KB 3 MB
Associativity: 8-way set
associative 8-way set
associative 8-way set
associative 12-way set
associative
Line size: 64 bytes 64 bytes 64 bytes 64 bytes
Comments: Direct-mapped Direct-mapped Non-inclusive
Direct-mapped Inclusive
Shared between all cores
Supported instructions
Instruction set extensions Additional instructions
MMX CLFLUSH
SSE CMOV
SSE2 CMPXCHG16B
SSE3 CMPXCHG8B
SSSE3 FXSAVE/FXRSTORE
SSE4.1 MONITOR/MWAIT
SSE4.2 PCLMULDQ
AVX POPCNT
RDTSCP
SYSENTER/SYSEXIT
XSAVE/XRESTORE states
Integrated features and technologies
Major features Other features
On-chip Floating Point Unit 36-bit page-size extensions
64-bit / Intel 64 64-bit debug store
NX bit/XD-bit Advanced programmable interrupt controller
Hyper-Threading Technology CPL qualified debug store
Intel Virtualization Clock modulation duty cycle extension
Enhanced SpeedStep Debug store
Debugging extensions
Digital Thermal Sensor capability
Extended xAPIC support
LAHF/SAHF support in 64-bit mode
Machine check architecture
Machine check exception
Memory-type range registers
Model-specific registers
Package thermal management
Page attribute table
Page global extension
Page-size extensions (4MB pages)
Pending break enable
Perfmon and Debug capability
Physical address extensions
Power Limit Notification capability
Process context identifiers
Self-snoop
TSC rate is ensured to be invariant across all states
Thermal monitor
Thermal monitor 2
Thermal monitor and software controlled clock facilities
Time stamp counter
Timestamp counter deadline
Virtual 8086-mode enhancements
xTPR Update Control